Abstract-Digital Signal Processing (DSP) is one of the fastest growing techniques in the electronics industry. The signal-rate system in digital signal processing has evolved the key of fastest speed in digital signal processor. Field Programmable Gate Array (FPGA) offers good solution for addressing the needs of high performance DSP systems. The focus of this paper is on the basic DSP functions, namely filtering signals to remove unwanted frequency bands. Multi-rate Digital Filters (MDFs) are the main theme to build bio-chip design in this paper. For different purposes DSP systems need to change the sampling rate of the signal to achieve some applications. This can be done using multi-rate system where designers can increase or decrease the operating sampling rate. This bio-chip has attractive features like, low requirement of the coefficient word lengths, significant saving in computation time and storage which results in a reduction in its dynamic power consumption. This paper introduces an efficient FPGA realization of multi-rate digital filter with narrow passband and narrow transition band to reduce noises and changing the frequency sampling rate by factor which is required according to application. This bio-chip works on bio-signals like EEG signal.
INTRODUCTION
Electroencephalogram (EEG) is signal with electrical activities of human cognition states [1] . The measurement of these electrical activities can be taken from different locations on the scalps [2] - [4] . The EEG signal involve noises and artifacts during the recording of EEG signal. The noise from the main source like electro-oculogram (EOG), electrocardiogram (ECG), electromyogram (EMG) and other sources should be eliminated to increase accuracy of bio-signal processing in bio-chip system. However, there is no need to consider high speed processing and has no effect on the analysis data with a minimum delay the data measurement procedure [10] . For real time EEG signal analysis, it is argued that software processing is not sufficient and hardware processing needs to be involve. Hardware processing is fast and can provide portability due its small size. However, it may produce less accurate results than the software processing because of the appearance of quantization errors. [16] .
The most of bio-system has got physiological artifacts due to the variety of body activities such as body movements, skin resistance fluctuations or other bioelectrical potentials. From this aspect researcher raise the question how to develop digital filter chip to remove these artifacts. The FPGA is employed in the analysis of EEGs in this project to perform smooth EEG signal based on the proposed biochip on multi-rate system. The proposed biochip design on multi-rate system is worked with sampling rate conversion for high speed data and lower time resolution. The main concept of this biochip systems is used to change the sampling rate of a signal. The process of sampling rate decrease is called decimation, and the process of sampling rate increase is called interpolation [5] , [6] .
The main approach of this system is to change the sampling rate of the EEG signals and convert it back into analog and then to re-digitize it at a new rate. The quantization and aliasing errors inherent in digital-analogdigital conversion processes, would degrade the signal. This paper uses multi-rate processing for changing the sampling frequency rate of a signal digitally. Its main attraction is that it allows the strengths of a conventional DSP to be exploited. For example, much of the antialiasing and anti-imaging filtering in real time DSP systems can be performed in the digital domain, enabling both sharp magnitude frequency as well as linear phase responses to be achieved. [7] , [8] , [9] , use Xilinx chips and Altera devices [10] . This paper is organized as follows. A brief description on materials and methods based on proposed biochip design on multi-rate system in section II. In section III, obtained experimental results are analyzed and consequent issues are discussed. Finally, conclusions are described in section IV.
II. MATERIALS AND METHODS

A. Database
The data of signals are collected from BME signal processing lab from dept. of Biomedical Engineering of KUET. The data is taken on Electroencephalogram (EEG). The biopac system interface with human body and PC. The patient age was 22 and they are all students. The condition was solving puzzle for recording EEG signal.
B. Proposed Methodology of Multi-rate system
The proposed multi-rate system has considered sampling rate conversion (SRC) for biomedical medical signal processing applications. The way to SRC is to connect an ADC in series with a DAC to first convert the continuous signal x(t) to a discrete sequence x[n] and then back into the analog domain at the new sampling rate , . Due to spectral distortion is induced by a ADC conversion followed by an DAC conversion, this method is typically avoided in practice. The better alternative are all digital solutions. There are three kinds of SRC: decreasing sampling rate (called Decimation
, synchronizing two signals with the same sampling frequency ( , = , ). So, we have considered three different cases as shown in Fig.  1 where case(i) uses first increasing sampling rate by L of discrete signal x[n] and then uses digital filter and after that decreasing the sampling rate by M, where L=M; (ii) just opposite of case (i) i.e. decreasing the sampling rate of x[n] by M and filter of it and then increasing the sampling rate of filtered signal where M=L; and finally for case(iii) ≠ .
Case I:
A simple block diagram representation of the proposed multi-rate system is given in Fig. 1 . where h(k) is an antialiasing digital filter. This proposed system is considered direct from FIR filter implementation, the output of the filter, y(n) and the input x(n), The proposed biochip on multi-rate system have assigned some paprameters on input-output relationship for each block as in Fig. 1 and its signal flow graph is shown in Fig. 2 . For every input sample, x(n) fed into the interpolator, the rate expendure the box with an up arrow in search L-1 zero valued samples after the input samples.Thease are then filtered to yield y(m). Thus for each input samples for x(n), L samples of y(m). Effectively, the input sampling frequeny is increased from fs to Lfs by the interpolator. One implication of inserting Each input sample fed in, three samples are computed. The non zero samples (that is the actual samples of x(n) in the delay line are seperated by L-1 zeroes). Clearly , multiplication operations by the zero vaued samples are unnecessary.
We have found the interpolation equations are
(2) 
The input y L (m) is fed into the delay line one sample at a time. For every M samples of y L (m) applied to the delay line one output sample [ ] . This involves keeping the first sample of y L (m), discarding the next M-1 samples, keeping the next sample, and discarding the next M-1 samples, and so on. Since for each sample that is kept, the next M-1 samples of y L (m) are discarded, it is necessary to perform by the equation (2) for those samples of y L (m) that are discarded.
Case II: A simple block diagram representation of the proposed multi-rate system is given in Fig. 3 . In this case we have used the equation (1) and the output of the FIR filter with the decimator by M:
which on combining with equation leads to the decimator equation
The interpolation equations are
0, otherwise
Case III: In this case we used case I Fig. 1 , where ≠ . Fig. 4 shows a flowchart for the proposed multi-rate system operations for case I with interface ALTERA Cyclone DE II Device. Here we have used the difference equation (2) for up sampling operation; where EEG signal is converted to binary by ADC and up sampled or interpolated by L which is also in binary. In this implementation , only the non zero valued samples are fetched and used in the computation of the output samples. We see that, at each sampling instant into FIR filter, we must first shift the data by one place, read and save the latest input sample, x[n] and compute the current output sample using the difference equation (2) . We also used the difference equation (3) for the operation of down sampling by M and use DAC to get output y(t). For the case II, we just use reverse operation of L and M into the flow chart. That means for case II the downsamling process is done first, then the signal is filtered using FIR filter, and lastly the up-sampling process is done. For case III, the upsampling rate is not equal to down-sampling rate . In this case, when L>M, the total number of samples increases with a ration L/M. However the main signal shape and carried information doesn't change. On the other hand, when M>L, the number of samples decreases with a ratio of M/L. The Analog to Digital conversion(ADC) and Digital to Analog conversion(DAC) are used to make continuous data to discrete form and make the discrete data back to the original continuous type data after total operation. This total procedure is tested with ALTERA Cyclone DE II Device. The pipeline registers serve as temporary store for coefficient and data sample pair. The product register also serves as a temporary store for the product. Fig. 5 shows a nonpipelined configuration for an arithmetic element for executing the equation (2) and (3) a. The arithmetic operation of the proposed multirate system is broken up into three distinct steps: memory read, multiply and accumulate. b. Adds the previous product to the accumulatorinitially, the product is zero. These sequences are applied to FIR filter. To appreciate how the FIR filter works, consider the simple case of N=4, with the following differential equation by :
C. Flowchart of multi-rate system architecture
where ( ) represents the latest input sample, ( − 1) the last sample, and ( − 2) the sample before that. Suppose the four-coefficients digital filter is fed from an ADC. The first thing to do is to allocate two sets of contigous memory locations (in RAM), one for storing the input data ( ( ), ( − 1), ( − 2), ( − 3), ( − 4)) and the other for the filter coefficients (ℎ(0), ℎ(1), ℎ(2), ℎ(4)) as depicted below: 
At initialization, the RAM locations where the data samples are to be stored are set to zero since always start with no data . The following operations are then performed:
 First sampling instant:To read data sample from the ADC and then up-sampled by L into x[n], shift data RAM one place (to make for the new data ), to save the new input sample , compute output sample from Equation (7)  Second sampling instant: Repeat the above operation and work out sample and send to the DAC. (2) h(0)
 nth sampling instant: Repeat the above operation and work out sample and send to the DAC. 
h (1) x (3) h (2) x (2) h (3) x (1) h (4) III. EXPERIMENTAL RESULTS ANLYSIS The methodology describes above sections which are implemented by The ALTRA DE2 Quartus II software which supports devices family Cyclone II FPGA Kit and also the Xilinx ISE 4.7 design suite. By implementing the processes, the main working procedures for Biochip are: find out the flowchart simulation of biochip, analyze the RTL block diagram, timing diagram and find out its operating parameters. Finally, the results will show best case of biochip design on multi-rate system.
A. Flowchart and Algorithm
The flowchart has been described in section II (C) for the case I. There are three parts which are up-sampling, FIR filter design and down-sampling process. All these processes are described in below sections.
i) Up-sampling:
The Fig. 6 illustrates the flowchart of the up-sampling process was used in all cases. We have used the raw EEG data that was described in section II. The simulation program has considered few parameters data_in as input of original EEG signal 
B. RTL diagram of Biochip design
In the initial stage, registers have been used to perform up-sampling operations. For every clock pulse, an input data has been taken and the input is stored in an intermediate register. Data containing zero value is inserted into register within the next clock pulse. The Section-1 (circled) of Fig. 9 shows the up-sampler connection of RTL block. Furthermore, for FIR filter operation, we have used D flip-flops as memory element and it has connected four D Flip-flops in series in order to obtain the Shift Register operation where input clock and reset value controls the D flip-flops. Section-2 (rectangle) of Fig. 9 shows the RTL diagram of FIR filter. Finally, The Down-sampling operation is performed by again using registers. Section-3(circled) of Fig. 9 shows the down-sampling operation section. In the total RTL block, multiplexers (MUX 2:1) and Lookup tables have been used to generate logic operations. Here, registers have been used to store each and every data. Again, multipliers, 8-bit adders, latches are used in the RTL diagram as shown in Table 5 below.Next, Table 6 shows that the core temperature was 27.1° during the simulation process. Table 6 also shows the voltage supply(V cc ), total current and total power needed for the proposed biochip design. 
C. Timing diagram of Biochip
The timing diagram of Fig. 10 illustrates different cases. The Fig. 10 (a) shows the case I where we have used L=2 and M=2. In this case I we have mentioned the result parameters in Fig. 10(a) that we have simulated in our proposed Biochip design operations. The data input The Table 7 shows the timing summery of proposed biochip design on multi-rate system for the case I. Table 8 shows the first 10 EEG data and their corresponding outputs. Here up-sampled data are twice the input data. Again, the up-sampled data is filtered by FIR filter & finally we get the down-sampled data which is our desired output data. For simulation purposes, we have used 100 EEG data. The comparison of Input EEG data and Output EEG data is shown in Fig. 11 . It is clear that data have been filtered by huge ampifification.
D. Result Analysis
The Fig. 11 illustrates a plot of the EEG datas and its final outputs of biochip design in multi-rate system. In this Fig. the 
IV. CONCLUSION
We have presented an easy and simple approach biochip design based on multirtate system for EEG signal on FPGA Device. In this system, considered three cases for justification of best multi-rate based approach of the proposed system. We have also checked the system characteristics such as performance parameters: speed, clock frequecny, power consumpsion on HDL systhesis report, power analysis and timing diagram. In the future, this model can be enhanced and cope with larger dataset and fabciate of biochip, to apply into patient monitoring system. So it will be interesting to see how medical techonolgy is simple and fast way to diagonosis into patient monitoring system.
